16*16 BIT LOW POWER HIGH SPEED FIXED POINT MULTIPLIER

Authors

  • Jasbir Kaur* & Dr. Neelam Rup Prakash Author

Keywords:

Array Multiplier , Transmission AND gate, RCA,low power.

Abstract

Multiplier is the  execution unit in ALU and DSP. As multiplication dominates the execution time of most DSP algorithms so the high speed multiplier is very desirable. With an ever increasing the quest for greater computing power on batter operated mobile devices design emphasis has shifted  from optimizing conventional delay time  and area size to minimize power dissipation while maintaining the  high performance . In this paper  a high speed and low power multiplier has been designed using the cadence virtuoso tool.

Downloads

Published

2017-09-30